- John

TSMC-03-627

MAY 0 6 2004

April 30, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

| Serial No. 10/807,081 03/23/04 |

Hung-Wei Chen et al.

METHOD FOR REDUCING A SHORT CHANNEL EFFECT FOR NMOS DEVICES IN SOI

CIRCUITS

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May 4, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

Spr. B. D 5/4/04

- U.S. Patent 5,468,657 to Hsu, "Nitridation of SIMOS Buried Oxide," discloses a method for improving the electrical isolation between surface regions and underlying support regions in SIMOX buried oxide wafers.
- U.S. Patent 6,613,678 to Sakaguchi et al., "Process for Manufacturing a Semiconductor Substrate as Well as a Semiconductor Thin Film, and Multilayer Structure," discloses a process for manufacturing a semiconductor substrate as well as a semiconductor thin film.
- U.S. Patent 6,410,938 to Xiang, "Semiconductor-on-Insulator Device with Nitrided Buried Oxide and Method of Fabricating," discloses methods of preventing dopant depletion in active regions of semiconductor devices.
- U.S. Patent 5,910,672 to Iwamatsu et al., "Semiconductor Device and Method of Manufacturing the Same," discloses a semiconductor device with a SOI structure and a method of manufacturing the same, preventing deterioration in and making improvement in device characteristics.

U.S. Patent 5,656,537 to Iwamatsu et al., "Method of Manufacturing a Semiconductor Device Having SOI Structure," discusses a method of manufacturing a semiconductor device having an SOI (Semiconductor On Insulator) structure.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

Form PTO-1449 Double Number (Coperns)													(Hessy Hones		
			ın	kl l	חומ	20	4 (טפווטב ע	וואדורגו	TSMC-03-627 10/807,081					
IN AN APPI ICATION Hung -												Jei	Chen	et	થ ,
MAY 0 6 2004	6 2004 D												TAN NY GOOL		~·-
à de				<i></i> 3		(3 1			U. S'. PATE	NT DOCU		04		 	
EXAMINER WILL	00	DOCUMENT HOMBER DATE							U. S. PATE	·	MEN-13				
WINT						6 C	_	0.11.		IMIE		CLAII	Mecure	ት ምትሀ	סאטאנג סאטאנג
	5	4	6	8	6	5	Z	11/21/95	Hsu			437	24	6/1	7/94
	6	6	ι	3	ی	7	8	9/2/03	Sakagi	ichi e	tal.	438	695	5/1	7/99
	6	4	1	0	9	3	8	6/25/02	Xiana			257	49	41	3/01
*		1 1			1 1			8/12/97	ر ا	atsu	et al.	438	402	6/5	195
·.	1	ı			1 1		l i	6/8/99			+ 1	257	347	71-	197
				_				· afat rt							.1
	_					-	-								
	_						-			***					
		-		-	-	_					····				
-		-	-			_		,					_	 	
		_				_				· · · · · · · · · · · · · · · · · · ·				 	
FOREIGN PATENT DOCUMENTS															
	DOCUMENT NUMBER OUTE									YNTY		cuss	รบธะเมรา	Trinsl	itlen
	П					-1	-				 	<u> </u>	YES	М	
		-	-	_	-	 	-				·	· .			<u> </u>
	_	_	_	_	_	_	_							,	<u> </u>
						_	_			·			_		
					_	_								<u>.</u>	
						_{									
									OTHER DOC	JMENTS	(Induding Aut	nor, Mw. I	Dalo, Portinord	Pagos, El	c.)
						_	-,-		·						
									· 	 					
															<u></u>
EXAMPLER		<u></u>								DATE CONCO	ENFO				
								•	,	JA. 2 001 mot		·		٠	
													, 		